发明名称 DEFLECTION CIRCUIT FOR VIDEO EQUIPMENT
摘要 A deflection circuit for a video apparatus operates in a countdown mode in which synchronization of the vertical deflection circuitry is accomplished in precise relationship to the horizontal deflection frequency. In order to permit countdown operation for nonstandard but stable signal sources, such as video games, the countdown mode acceptance window is determined in a manner to encompass the coincidence of vertical sync pulses from signal sources having horizontal line per field ratios that may differ from the broadcast standard.
申请公布号 JPS63286070(A) 申请公布日期 1988.11.22
申请号 JP19880107498 申请日期 1988.04.28
申请人 R C EE RAISENSHINGU CORP 发明人 MAAKU EDOWAADO MOODESHITSUTO
分类号 H04N3/16;H04N3/27;H04N5/06;H04N5/12 主分类号 H04N3/16
代理机构 代理人
主权项
地址
您可能感兴趣的专利