发明名称 |
DIGITAL PHASE LOCK LOOP |
摘要 |
A digital phase lock loop utilizing a programmable delay line (12) to phase shift the output of a crystal (10) generated reference clock signal and lock it to digitized data transitions recorded on a suitable medium is provided. The output of the delay line (12) is compared to the digitized data transitions in a phase detector (14) to determine if the delay line (12) output leads or lags the data transitions. The delay line (12) is then programmed by an up/down counter circuit (161,163) to reduce the phase difference between the data transition and the delay line (12) output to a minimum value. |
申请公布号 |
EP0240232(A3) |
申请公布日期 |
1988.11.17 |
申请号 |
EP19870302571 |
申请日期 |
1987.03.25 |
申请人 |
HEWLETT-PACKARD COMPANY |
发明人 |
GAILBREATH, SAMUEL HOWARD, JR. |
分类号 |
H03L7/06;H03L7/081;H04L7/033;(IPC1-7):H03L7/00 |
主分类号 |
H03L7/06 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|