发明名称 PROCESSING SPEED SETTING SYSTEM
摘要 PURPOSE:To improve processing efficiency by changing the bus use ratios of plural controllers in accordance with the contents of processings. CONSTITUTION:A main processor 14 executes a program on a memory 16 and starts a bus-processor 11 if need be. If the processing of the main processor 14 needs to be taken precedence in such a case, the set value of a delay time setting circuit 15, namely, a delay time is set to maximum before the sub- processor 11 is started. If the processing of the sub-processor 11 needs to be executed at the highest speed on the other hand, the set value of the delay time setting circuit 15 is set to '0' before the sub-processor 11 is started and the processing is executed.
申请公布号 JPS63280363(A) 申请公布日期 1988.11.17
申请号 JP19870114533 申请日期 1987.05.13
申请人 OKI ELECTRIC IND CO LTD 发明人 MATSUI FUYUKI
分类号 G06F13/28;G06F13/20;G06F13/36;G06F13/362 主分类号 G06F13/28
代理机构 代理人
主权项
地址