发明名称 |
Level conversion circuit |
摘要 |
Level conversion circuit for converting CMOS logic level signals to ECL logic level signals. The level conversion circuit includes: a level shift circuit which receives as input a CMOS logic level signal and a CMOS logic level signal of opposite logic level to the first-mentioned CMOS logic level signal, and which supplies a base potential that effects operation of a bipolar transistor in the unsaturated region and a base potential at which the bipolar transistor becomes non-conducting; a differential amplifier circuit inserted between a high-potential voltage source and a low-potential voltage source and that selects the path of current flowing from the high-potential voltage source to the low-potential voltage source by controlling bipolar transistors whose emitter terminals are mutually connected and whose conduction is controlled by said base potentials; and a bipolar transistor that is conduction controlled by one of the collector potentials of said bipolar transistors and that outputs an ECL logic level signal from its emitter terminal.
|
申请公布号 |
US4782251(A) |
申请公布日期 |
1988.11.01 |
申请号 |
US19870000848 |
申请日期 |
1987.01.06 |
申请人 |
KABUSHIKI KAISHA TOSHIBA |
发明人 |
TSUGARU, KAZUNORI;SUGIMOTO, YASUHIRO |
分类号 |
H03K19/0175;H03K19/018;(IPC1-7):H03K19/092;H03K19/094 |
主分类号 |
H03K19/0175 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|