发明名称 LEVEL FIXATION CIRCUIT
摘要 PURPOSE:To dispense with a sample and hold circuit, and to reduce the number of capacitors and to stabilize a system by inputting the signal of a signal source to a signal processing circuit through a clamp capacitor, and making its output coincide with a reference signal. CONSTITUTION:The signal of the signal source 5 is inputted to the signal processing circuit 6 through the clamp capacitor 1. The output signal of the circuit 6 and the reference voltage E of a reference voltage source 4 are inputted to a current output relational amplifier 2 including a current stopping means. For instance, when the black level potential of the output signal of the circuit 4 is higher than the reference voltage E, the relational amplifier 2 absorbs the current and makes the capacitor 1 be discharged, during the period of a clamp pulse inputted from the terminal 3, and lowers the potential of the circuit 6 side, and corrects the output potential of the circuit 6. The output signal of the circuit 6 is obtained as a waveform, to which a video signal is superposed, while regarding the black level potential in the clamp period as the reference.
申请公布号 JPS63261961(A) 申请公布日期 1988.10.28
申请号 JP19870095167 申请日期 1987.04.20
申请人 HITACHI LTD 发明人 NODA MASARU
分类号 H04N5/18 主分类号 H04N5/18
代理机构 代理人
主权项
地址
您可能感兴趣的专利