发明名称 DELAY CIRCUIT
摘要 PURPOSE:To control the delay quantity freely by an internal circuit only by adopting the constitution such that a delay circuit whose delay quantity is variable by a DC voltage, a means receiving its output and a reference signal to detect the delay quantity and a control circuit converting the output into a DC voltage and feeding the result to the delay circuit constitute the circuit. CONSTITUTION:The delay circuit consists of a delay circuit main body 20, a delay detection circuit 30, and a DC voltage converting circuit 40. The main body 20 consists of the circuit 10 whose delay is changed by a DC voltage, a capacitor 12 and inverters 13, 14 and an output line 3 of the main body 20 is connected to a data input of he circuit 30 of FF constitution. The output of the flip-flop Q is given to a conversion circuit 40 comprising a couple of switch circuits and a constant current circuit driven by the input and its inverting signal. The circuit 30 changes the rate of the period of '1' and '0' level depending on the difference in the delay by the signal to the output line 3 and the reference signal to the terminal 2 and the output 5 is inputted to a delay quantity change circuit 10 via the circuit 40.
申请公布号 JPS63254818(A) 申请公布日期 1988.10.21
申请号 JP19870089489 申请日期 1987.04.10
申请人 MATSUSHITA ELECTRIC IND CO LTD 发明人 MIZUTANI NORIKO;KAWAKAMI HIROHEI
分类号 H03K5/13;H03K5/133;H03K5/134 主分类号 H03K5/13
代理机构 代理人
主权项
地址