发明名称 WIRING STRUCTURE OF SEMICONDUCTOR DEVICE
摘要 PURPOSE:To decrease a capacity without changing a wiring resistance of bit lines or the like, by forming wirings on conductors through two layer structure insulating films such as an upper layer insulating film and a lower layer insulating film and forming cross-sectional areas of these wirings into T shapes to the conductors. CONSTITUTION:An insulating film 2, an electrode layer 3, and a layer insulating film 4 are piled in order on a semiconductor substrate 1, and further bit lines 6 made of aluminium are formed thereon, and next the whole of its periphery is covered with an upper layer insulating film 5. Since the cross-sectional areas of the bit lines 6 are formed into T shapes, capacities on the upper layer part and on the lower layer part are generated independently. When a distance between the bit lines is sufficiently large, a width of the T-shaped upper layer part is more enlarged so that the capacity can be decreased effectively by combining a dielectric constant of the upper layer insulating film 5. Word lines in stead of the bit lines, and further general wirings are applicable for the signal lines. Polycrystal silicon, and high melting point metal, or high melting point metal silicide are usable, or two-layer structure of polycrystal silicon and high melting point metal or high melting point metal silicide is also usable.
申请公布号 JPS63221642(A) 申请公布日期 1988.09.14
申请号 JP19870055904 申请日期 1987.03.10
申请人 MITSUBISHI ELECTRIC CORP 发明人 SATO SHINICHI;HIRAYAMA MAKOTO;NAGATOMO MASAO;OGAWA IKUO;ONO YOSHIKAZU;FUJINAGA MASATO
分类号 H01L21/3205;H01L21/8242;H01L23/52;H01L23/522;H01L27/10;H01L27/108 主分类号 H01L21/3205
代理机构 代理人
主权项
地址