发明名称 RECEIVING SIGNAL PROCESSING CIRCUIT
摘要 PURPOSE:To use one type of a timing signal to attain signal processing and to use a circuit in common by connecting a frame synchronizing circuit and a signal processing circuit to the output side of a forward error correction circuit. CONSTITUTION:A frame synchronizing circuit 5 detects a frame pattern in a signal inputted and outputted through a forward error correction circuit 4 to stop an error correction function or a signal inputted directly, and with the detecting pattern, a second timing signal is generated and sent to a signal processing circuit 2. The signal processing circuit 2 executes the processing to the above-mentioned input signal with use of this timing signal regardless of the presence and absence of the forward error correction circuit, the second timing signal can be shared and the circuit scale is shrinked.
申请公布号 JPS63220628(A) 申请公布日期 1988.09.13
申请号 JP19870054903 申请日期 1987.03.10
申请人 FUJITSU LTD 发明人 SASAMORI MARIKO;OTSUKI KAZUYA;YOSHIDA KATSUJI
分类号 H04L1/00;H04L7/08 主分类号 H04L1/00
代理机构 代理人
主权项
地址
您可能感兴趣的专利