发明名称 MULTIPLEX CONTROLLER
摘要 PURPOSE:To decrease an output part by providing a means identifying a control data being a corresponding control object from each digital transmission line, and selecting an intermediate value of plural control data inputted from an identification means receiving the data. CONSTITUTION:An intermediate value output circuit M1 consists of identification circuits 21-23 identifying a data having address information set to a corresponding control object among control data Da-Dc and converting the data into prescribed parallel data DD1-DD3, an intermediate selection circuit 24 selecting the intermediate value data IM of the outputted data DD1-DD3, a digital/analog converter 25 converting the intermediate value data IM into the corresponding analog signal Ad and an output circuit 26 converting the analog signal Ad into the control signal Sd inputting the device of the control object. The control data Da-Dc outputted from CPUs 1a-1c are identified respectively by the intermediate value output circuits M1-Mn for each control object and the intermediate value is formed and outputted to each control object, then the constitution is miniaturized.
申请公布号 JPS63168702(A) 申请公布日期 1988.07.12
申请号 JP19870000480 申请日期 1987.01.07
申请人 TOSHIBA CORP 发明人 HIRAYAMA KAIICHIRO
分类号 G05B9/03 主分类号 G05B9/03
代理机构 代理人
主权项
地址
您可能感兴趣的专利