发明名称 |
Galois field arithmetic logic unit. |
摘要 |
<p>The present invention relates to a Galois field arithmetic logic unit of a code error check/correct apparatus to be employed when recording/reproducing data on an optical disk. The arithmetic logic unit uses a combination including a parallel multiplication circuitry (1-8) of a primitive element alpha of a Galois field, an EX-OR addition circuitry (10) for the multiplication results, a 0 element decision circuitry (11) for the results of the addition, and registers (16-24) to which the multiplication results are fed back so as to accomplish a parallel computation of a polynomial, thereby enabling a root and an error value of an error location equation to be obtained at a high speed. The arithmetic logic unit develops a remarkable reduction of the amount of computation particularly when the code system has a great code length and the degree of the error location polynomial associated with the long distance code is as high as d = 17.</p> |
申请公布号 |
EP0271082(A2) |
申请公布日期 |
1988.06.15 |
申请号 |
EP19870118248 |
申请日期 |
1987.12.09 |
申请人 |
MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. |
发明人 |
MURAI, KATSUMI;USUI, MAKOTO |
分类号 |
G06F7/72;H03M13/15 |
主分类号 |
G06F7/72 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|