发明名称 DELAY DETECTOR
摘要 PURPOSE:To obtain a delay detector capable of discriminating an erasure correctly with less error in a data decision by using the correlation between a half of the Baud interval between the latter half before one time slot and the first half of the signal of an existing time slot as a data output signal so as to reduce the error in the data decision. CONSTITUTION:An input signal is retarded by a half of a Baud interval Ts at a delay circuit 1, and the input signal and the retarded input signal are multiplied by a multiplier circuit 2 and the output of the multiplier circuit 2 is inputted to a low pass filter to which band width is equal to the reciprocal of Ts. On the other hand, the input signal is given to a timing extraction circuit 4, the change point of the Baud interval of the input signal is extracted and the output of the timing extraction circuit 4 is retarded by Ts/4, 3/4Ts respectively by delay circuits 5, 6. The output of the low pass filter 3 is sampled in the timing in response to the output of the delay circuits 5, 6 by sample circuits 7, 8. The output of the sample circuit 7 gives a data output signal and a data effective signal is obtained from the output of the sample circuit 8.
申请公布号 JPS63129752(A) 申请公布日期 1988.06.02
申请号 JP19860277145 申请日期 1986.11.19
申请人 NEC CORP 发明人 OKANOUE KAZUHIRO;YANO MITSUHARU
分类号 H03D3/00;H03D3/06;H04L27/22;H04L27/227 主分类号 H03D3/00
代理机构 代理人
主权项
地址