发明名称 |
Master-slice-type semiconductor integrated circuit device |
摘要 |
A master-slice-type semiconductor integrated circuit device including basic cells, each having at least one logical circuit element, and current source cells for supplying current to the basic cells, each having at least one current source element and separated from the basic cells. A logic circuit operatively connects at least one logical circuit element in one of the basic cells and at least one current source element in one of the current source cells. The basic cells are arranged in groups extending in a lateral direction of the device and form cell rows in the lateral direction with groups of current source cells periodically formed in each cell row. The groups of current source cells in different cells rows are aligned in a longitudinal direction perpendicular to the lateral direction. The logic circuit is connected by conductive strips formed in wiring channels, each wiring channel being formed parallel and adjacent to at least one cell row.
|
申请公布号 |
US4748488(A) |
申请公布日期 |
1988.05.31 |
申请号 |
US19840653523 |
申请日期 |
1984.09.24 |
申请人 |
FUJITSU LIMITED |
发明人 |
SUZUKI, HIROKAZU;AKIYAMA, TAKEHIRO;MORITA, TERUO |
分类号 |
H01L21/822;G11C11/401;H01L21/82;H01L23/528;H01L27/04;H01L27/118;(IPC1-7):H01L27/04 |
主分类号 |
H01L21/822 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|