发明名称 VECTOR PROCESSOR
摘要 PURPOSE:To improve processing performance by generating an interruption when the number of data to be processed by a vector instruction is smaller than a certain value. CONSTITUTION:An instruction, the kind of operation and an operand address are sent from an instruction control part 1 to a vector operating unit 2 through an interface signal line 120 and the number of data to be processed is sent to an output signal line 105 and set up in a vector length register 21. When the set value is smaller than the value of a reference vector length register 20, a mask flip flop 30 is reset. When an interruption enabled state is set up at that time, an AND condition is formed in an AND circuit 50 and informed to an interruption control circuit 3 through an output signal line 114 to start interruption sequence. When the number of data to be processed by the vector instruction is smaller than a certain value, the vector instruction is executed by generating an interruption to detect a part deteriorating the efficiency of execution and the detected part is substituted by a scalar instruction to improve the processing performance.
申请公布号 JPS63101966(A) 申请公布日期 1988.05.06
申请号 JP19860247185 申请日期 1986.10.17
申请人 NEC CORP 发明人 FURUI TOSHIYUKI
分类号 G06F17/16;G06F15/78 主分类号 G06F17/16
代理机构 代理人
主权项
地址
您可能感兴趣的专利