发明名称 Merged bipolar/field-effect transistors
摘要 A semiconductor device having the advantages of bipolar transistor characteristics (such as a low ON resistance) and of FET characteristics (such as a rapid turn-off) can be obtained by integrating and merging together in one semiconductor body a bipolar transistor T and two or more insulated-gate FETs T1 to T4. A lateral FET T1 is formed by providing a drain region adjacent to the base region of the bipolar T and an insulated gate overlying an intermediate channel area. A further FET T3 which is of complementary conductivity type to T1 may have a source region provided in the drain region and an insulated gate over a channel area between the source region and the emitter region of T. These insulated gates are connected together, for example as a common gate grid, so permitting T1 to be turned on to extract charge from the base region of the bipolar T during turn off when T3 is turned off to interrupt the terminal connection to the emitter region of bipolar T. A vertical insulated-gate field-effect transistor T4 having the same source region as T3 may be formed in parallel with the bipolar transistor T to share the main current path through the device. A very compact power device structure can be obtained with a two-dimensional array of alternating base regions and drain regions.
申请公布号 US4729007(A) 申请公布日期 1988.03.01
申请号 US19850777066 申请日期 1985.09.17
申请人 U.S. PHILIPS CORPORATION 发明人 COE, DAVID J.
分类号 H01L29/78;H01L21/331;H01L21/8249;H01L27/06;H01L27/07;H01L29/73;H01L29/732;H01L29/739;H03K17/567;H03K19/08;(IPC1-7):H01L27/02 主分类号 H01L29/78
代理机构 代理人
主权项
地址
您可能感兴趣的专利