发明名称 Differential amplifier stage having circuit elements for setting the gain to zero
摘要 Differential amplifier stage, having circuit elements for setting the gain to zero, includes a first transistor and a second transistor, whose bases are respectively connected to the positive terminal of a voltage source by a first current generator and a second current generator and are also respectively connected to the emitters of a third and a fourth transistor via a first and a second diode. The emitters of the first and second transistors are both coupled to the negative terminal of the voltage source by means of a third current generator. The collectors of the third and fourth transistors are connected to the negative terminal of the voltage source. The base terminals of the third and fourth transistors respectivlely form first and second input terminals. On the other hand, the collector terminals of the first and second transistors form first and second output terminals. The differential amplifier stage includes a fifth transistor whose collector is respectively connected to the bases of the first and second transistors via a third and a fourth diode, and whose emitter is connected to the negative terminal of the voltage source. The base terminal of this fifth transistor forms an inhibit terminal for setting the gain of the amplifier stage to zero.
申请公布号 US4717887(A) 申请公布日期 1988.01.05
申请号 US19860916737 申请日期 1986.10.08
申请人 SGS MICROELETTRONICA SPA 发明人 STEFANI, FABRIZIO;BOTTI, EDOARDO
分类号 H03F3/72;(IPC1-7):H03F3/45 主分类号 H03F3/72
代理机构 代理人
主权项
地址