| 摘要 |
PURPOSE:To easily change the capacity of an associative memory device by a capacity indicating signal in response to a system scale, by increasing and decreasing the number of ways and at the same time selecting the number of blocks to be validated with a given way number indicating signal. CONSTITUTION:The capacity indicating signal MOD of the right end is set at logic '1' in case of 2 ways; while the signal MOD is set at logic '0' in case of 4 ways respectively. At the same time, both comparison parts 80 and 82 are validated when the (i) signal AD9 is set at logic '0'. While both comparison parts 81 and 83 are validated when the (ii) signal AD9 is set at logic '1'. For the contents of a priority memory part 11, new LRU signals, i.e., LRUaN-LRUfN are latched by a latch 13 under the control of an LRU logic processing part 12 and then stored in the memory part 11. Then only signals LRUb, LRUd, LRUbN and LRUdN are used in a 2-way working mode.
|
