摘要 |
<p>A nonvolatile semiconductor memory device comprising a matrix array of memory cells, word lines for driving the rows of memory cells, bit lines for reading data from columns of memory cells, a plurality of first MOS transistors provided for these bit lines, respectively, a second MOS transistor having a source coupled to the bit lines by the first MOS transistors, a drain coupled to a VCC terminal, and a gate connected to receive a predetermined bias voltage, a row decoder for selecting one of the word lines in accordance with a row-address signal, and a column decoder for turning on one of the first MOS transistors in accordance with a column-address signal. The memory device further has a CE terminal for receiving a test-mode signal, an OE terminal for receiving first and second control signals, and a control circuit for detecting a test mode, thereby prohibiting the operation of the row decoder in response to the first control signal, and permitting the operation of the row decoder in response to the second control signal.</p> |