发明名称 DELAY CIRCUIT
摘要 PURPOSE:To make a delay circuit into an integrated circuit by providing gate delay elements connected in multistages and semiconductor logic circuits, which take out delay signal outputs, at connection points of individual gate delay elements and controlling semiconductor logic circuits. CONSTITUTION:Semiconductor gate elements 1-1-1-n are used as delay elements to make it possible to integrate delay elements and to make it easy to join delay elements to another integrated circuit on demand. Semiconductor gate elements 1-1-1-n as delay elements are connected in multistages to generate many kinds of delay time. A desired phase delay is switched selectively by AND circuits 2-1-2-n provided in output parts of delay elements, and these selecting circuits consist of logic circuits suitable for integration, and delay circuits can be joined to another integrated circuit completely.
申请公布号 JPS62216414(A) 申请公布日期 1987.09.24
申请号 JP19860058746 申请日期 1986.03.17
申请人 FUJITSU LTD 发明人 WADA TETSUO;ONISHI MASARU
分类号 H03K5/13;H03K5/131 主分类号 H03K5/13
代理机构 代理人
主权项
地址