发明名称 OVERLOAD DETECTOR FOR MICROCOMPUTER
摘要 PURPOSE:To quickly cope with an overload state of an arithmetic processor by integrating the duration of an active or stop state of the state signal of the arithmetic processor, and detecting the overload state of the arithmetic processor. CONSTITUTION:When a CPU11 is active, the state signal 4 outputted from an output port 16 is turned into an H level showing an active state. Thus an integration circuit 19 starts integration of the duration of the H level in a positive direction and therefore the integration value 6 increases in proportion to the duration of the H level. Then the CPU11 stops its operation when the processing is through with a processing command 3 and then converts the signal 4 outputted from the port 16 to a level stop state. If the active state time of the CPU11 is long and the value 6 exceeds its limit, the alarm signal 7 of an H level is outputted from a deciding circuit 20. Thus a alarm lamp buzzer is actuated based on the signal 7 and therefore an operator can know that the CPU11 is kept under an overload state.
申请公布号 JPS62216049(A) 申请公布日期 1987.09.22
申请号 JP19860059871 申请日期 1986.03.18
申请人 TOSHIBA CORP 发明人 MAZAKI TOSHIO
分类号 G06F11/30 主分类号 G06F11/30
代理机构 代理人
主权项
地址