发明名称 Process of fabricating MOS devices having shallow source and drain junctions
摘要 In a metal oxide semiconductor field effect transistor fabrication process, refractory metal is deposited over designated source and drain areas within a silicon substrate. Refractory metal and silicon at the interface is then mixed by ion implantation of a heavy neutral ion species such as germanium. To minimize source/drain junction depth, the source and drain locations can be subjected to bombardment by a lighter ion such as silicon which amorphizes silicon to a predetermined depth under the designated source and drain regions and so substantially confines dopant diffusion to the silicon amorphized region. To render the source and drain of desired conductivity type, an ion implantation of a non-neutral ion is then performed.
申请公布号 US4683645(A) 申请公布日期 1987.08.04
申请号 US19850813232 申请日期 1985.12.24
申请人 NORTHERN TELECOM LIMITED 发明人 NAGUIB, HUSSEIN M.;CALDER, IAIN D.;HO, VU Q.;NAEM, ABDALLA A.
分类号 H01L21/265;H01L21/285;H01L21/336;(IPC1-7):H01L21/265;H01L29/78 主分类号 H01L21/265
代理机构 代理人
主权项
地址
您可能感兴趣的专利