发明名称 SYNCHRONIZING CIRCUIT
摘要 PURPOSE:To synchronize a sub code signal by using a count output when a counter means counts a prescribed frame or a signal representing the continuous detection of two period signals as a synchronizing signal for a sub code signal and also for a reset signal of the counter. CONSTITUTION:Even when a false synchronizing signal So or S1 is generated on the way of generation interval of sub code frame synchronizing signals So, S1, a correct sub code synchronizing signal is obtained without the effect of count of a counter 1. A track jump is caused at normal reproduction or access (program search), a track jump is caused this direction, and when sub code data D89-D92 are reproduced duplicatedly, the frame counter 1 counts '97' and no signal SoXS1 is generated, but the counter 1 is reset and an output of a '97' detection circuit 2 is outputted as a sub code frame synchronizing signal. Thus, a correct sub code data and a sub code frame synchronizing signal are obtained.
申请公布号 JPS62150563(A) 申请公布日期 1987.07.04
申请号 JP19850291488 申请日期 1985.12.24
申请人 SANYO ELECTRIC CO LTD 发明人 TOMIZAWA SHINICHIRO
分类号 G11B20/10 主分类号 G11B20/10
代理机构 代理人
主权项
地址