| 摘要 |
PURPOSE:To identify whether a corresponding entry is present within its own TLB or not when a bit of information regarding the update of a conversion table from a master processor by preparing a TLB which stores the first and the second logical addresses and an actual address. CONSTITUTION:Since conversion tables 101 and 104 are normally present on a main memory, it takes a time to refer the table. A TLBS106 is a high speed buffer memory in which a table reference result of an LAS is stored. The TLB 106 consists of plural entries, and each entry consists of a slave logical page address (LPAS) storage part 107, a master logical page address (LPAM) storage part 108, an actual page address (RPA) storage part 109, and an access information (AC) storage part 110. By comparing the LPAS with the 107 of each entry, the 109 and the 110 of a corresponding entry are outputted when they coincide, and the actual page address RPA can be obtained without referring the conversion tables 101 and 104.
|
