| 摘要 |
PURPOSE:To miniaturize an error correcting circuit used for two-way communication, by using the parity bit producing circuit of an error correction encoding circuit as the syndrome producing circuit of an error correction decoding circuit also. CONSTITUTION:At the time of reception, a reception mode instruction is given from the output port 20 of a CPU to a control circuit 21 and a switch 26 is set to the (a) side. Seven-bit serial data 34 are successively loaded into a syndrome register 23 and data register 25 simultaneously. Corrected data 35 are outputted as output signals 36 through the switch 26. At the time of transmission, a transmission instruction is outputted from the output port 20 of the CPU and all circuits are switched to an encoding circuit. Four-bit parallel information 33 to be encoded is loaded into a parallel/serial conversion circuit 22. Upon completing the loading, the serial data 34 are supplied to the data register 25 and syndrome register 23.
|
