发明名称 |
PCM compression by encoding runs of zeroes |
摘要 |
The circuit comprises two registers (SR12, SR8) which temporarily memorize uncompressed and compressed PCM words, respectively. The uncompressed word is sequentially read and a counter (CNT) counts the number of zeroes present in the most significant positions of the absolute value of the word. The compressed word is composed, in the corresponding register, of the sign bit of the uncompressed word, followed by the counting bits of the counter and by the bits of the positions of the uncompressed word following those of the counted zeroes.
|
申请公布号 |
US4669093(A) |
申请公布日期 |
1987.05.26 |
申请号 |
US19850782296 |
申请日期 |
1985.09.30 |
申请人 |
CSELT-CENTRO STUDI E LABORATORI TELECOMUNICAZIONI SPA |
发明人 |
GANDINI, MARCO;TORIELLI, ALESSANDRO |
分类号 |
H04B14/04;H03M7/30;H03M7/50;(IPC1-7):H04B14/04;H04B1/66 |
主分类号 |
H04B14/04 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|