发明名称 MICROINSTRUCTION GENERATION SYSTEM
摘要 PURPOSE:To increase a processing speed by judging the occurrence of an urgent state through hardware and generating the 1st step of a specific microinstruction for urgent processing by setting a microinstruction register. CONSTITUTION:An overflow state is judged by a control circuit 5 through hardware to send out an interruption request signal or trap request signal to a request detecting circuit 6. A request detecting circuit 6 receives this interruption request signal or trap request signal and sends out an urgent processing command signal to a sequencer 4 and a master setting and master resetting control circuit 5. Consequently, the control circuit 5 supplies a master setting signal from its master setting control circuit 51 to registers 21 and 22 of a microinstruction register 2 to generate the 1st step of overflow processing in the microinstruction register 2.
申请公布号 JPS62113239(A) 申请公布日期 1987.05.25
申请号 JP19850253280 申请日期 1985.11.12
申请人 NEC CORP 发明人 NEGISHI IWAO
分类号 G06F9/22 主分类号 G06F9/22
代理机构 代理人
主权项
地址