发明名称 SAMPLE-AND-HOLD CIRCUIT
摘要 PURPOSE:To suppress the effect of output ripple of a frequency voltage converter by producing a sampling pulse while using an input FM signal as a reference at each repetitive period of transmission start. CONSTITUTION:Monostable multivibrators 5, 6 are operated sequentially by a transmission trigger pulse and its Q output is fed to a DFF8. On the other hand, an input FM signal is given to a monostable multivibrator 7, its Q output is given to an AND gate 9 and a Q' output is given to an FF8 as a clock. A sampling pulse is produced by AND between the Q output of the FF8 and the Q output of the monostable multivibrator 7. Moreover, an input FM signal is fed to a sample-and-hold circuit 10 via a frequency voltage converter 4 and sampled and held by a sampling pulse from the gate 9. As a result, a value of a prescribed position of a ripple waveform of the input signal is sampled and the effect of ripple is reduced.
申请公布号 JPS6089897(A) 申请公布日期 1985.05.20
申请号 JP19830196170 申请日期 1983.10.21
申请人 KAIJIYOU DENKI KK 发明人 KONAGAI TAKASHI;ISOBE NORIO
分类号 H03K7/02;G11C27/02 主分类号 H03K7/02
代理机构 代理人
主权项
地址