| 摘要 |
<p>PURPOSE:To reduce the load of a programmer by providing a clock selecting circuit and a clock switching program and giving the dynamic change to the clock speed at the part of a software timer. CONSTITUTION:Both clocks A and B are supplied to a clock selecting circuit 1 via lines 2 and 3 respectively and either one of both clocks is usually delivered through a line 5. When the input clock is changed, the control signal SEL of a line 4 is allocated to a certain port address. Then an access is given to the relevant port by a program and the signal SEL is inverted. In other words, the count frequency is set at a part equivalent to a timer (loop) by a prepared program and an access is given to the port to which the circuit 1 is allocated. Then this port is switched as necessary to the logic clock obtained when the program is designed. Thus the clocks are fixed during an actual loop and the replacement of programs is omitted. As a result, the load of a programmer is reduced.</p> |
