| 摘要 |
The addition fixed circuit of the invention is different to the addition fixed circuit described in P 3522292.1, mainly in that the two-upwards-shift circuit is not located in the output area but in the lower input area. In the case of this addition fixed circuit, all odd summands are therefore also reduced by the figure 1 for processing. <IMAGE>
|
