Fifo memory with decreased fall-through delay.

摘要

A first-in, first out data memory minimizes fall-through delay. The FIFO memory has a plurality of cascaded register stages (50) arranged in sections, with the input of each section selectively coupled to a bypass bus (40). Data is introduced on the bypass bus, and control logic (48) writes the data into the section nearest the output which is currently not full. The individual register stages are self-clocked, so that data is then shifted toward the output through any vacant registers. In another aspect, the register stages (60) are arranged in sections of different length, with the shortest section closest to the output and the longest section closest to the input. De- cressed fall-through delay is achieved by minimizing the length of the FIFO buffer actually traversed by the data while insuring that the order of the data remains unchanged.