发明名称 INSULATED GATE TYPE FIELD EFFECT TRANSISTOR
摘要 PURPOSE:To facilitate a circuit design of an LSI provided with a narrow channel MISFET and a wide channel MISFET by forming a channel stopper not contact with a channel region to eliminate a variation in the impurity density of the channel region, thereby suppressing the rise of a threshold voltage. CONSTITUTION:A channel stopper 4 is provided to surround a MISFET and not to contact with the channel region 3 of the MISFET on the lower portion of a field insulating film 5 around a transistor region 2. Accordingly, a variation in the impurity density of the channel region does not occur by a channel stopper even in a MISFET of a narrow channel width, and a vth substantially equal to the MISFET having a wide channel width is obtained. Accordingly, a circuit design of an LSI provided with the narrow and wide width MISFETs is facilitated to improve the characteristic yield.
申请公布号 JPS61292339(A) 申请公布日期 1986.12.23
申请号 JP19850133852 申请日期 1985.06.19
申请人 FUJITSU LTD 发明人 SHIRATO TAKEHIDE;EMA YASUMI
分类号 H01L29/78;H01L21/76;H01L27/00;H01L29/06 主分类号 H01L29/78
代理机构 代理人
主权项
地址