发明名称 DIGITAL FILTER CIRCUIT
摘要 PURPOSE:To simplify the constitution of a selector and to reduce number of wires by providing a register of (n-1)-word and a register of n-word, giving an input to the former with the initial shift and giving the output of the former to the latter, giving further the input of the former to the output and giving the output of the latter to the input of the latter via a one word register so as to apply shift of (n-1) times. CONSTITUTION:n-Set and (n-1)-set of registers 19 are connected in series in an n-word register group 21 and an (n-1)-word register group 22 respectively. A selector 23 is selected to the data input and a selector 24 is selected to the output of the register group 22 at the initial shifting, and the selector 23 is selected to the output of the register group 22 and the selector 24 is selected to the output of the register 21 via the one word register 25 respectively at the 2nd and succeeding shifting operations so as to apply n-time of shiftings to each register. Then both register outputs are added by an adder 16 at each shifting, a multiplier 17 multiplies the output of the adder with a filter coefficient and the result of multiplication is accumulatingly added at the next stage.
申请公布号 JPS61278205(A) 申请公布日期 1986.12.09
申请号 JP19850120194 申请日期 1985.06.03
申请人 NIPPON TELEGR & TELEPH CORP <NTT> 发明人 MATSUTANI YASUYUKI
分类号 H03H15/00;H03H17/06 主分类号 H03H15/00
代理机构 代理人
主权项
地址