发明名称 PHASE DETECTOR AND PHASE LOCK LOOP APPARATUS
摘要 Disclosed is an improved phase detector apparatus which includes a charge pump. The charge pump includes a first integrating node and a second integrating node. The first and second integrating nodes generate node voltages which ramp downward and upward during a given period of a reference signal. When a signal is received to which a reference signal is to be locked on, the integrating sequence of the first and second nodes is altered so that the differential voltage across the nodes indicates a difference in phase between the reference signal and the second signal. A filter is connected between the output signal and the first integrating node, while the second integrating node is referenced to a DC bias level and returns to that level at the beginning and end of each cycle. The charge pump apparatus is driven by variable current sources which give the apparatus a variable frequency response. The frequency response is variable over a very wide range by the inclusion of multiple banks of variable current sources which can be switched in and out for driving the charge pump apparatus as desired. Also disclosed is a phase-lock loop apparatus employing the improved phase detector.
申请公布号 JPS61182320(A) 申请公布日期 1986.08.15
申请号 JP19860021082 申请日期 1986.01.31
申请人 ADVANCED MICRO DEVICDS INC 发明人 NIIRU AARU ADAMUZU
分类号 H03L7/085;H03K5/26;H03L7/089 主分类号 H03L7/085
代理机构 代理人
主权项
地址