发明名称 MULTI-MICROPROCESSOR SYSTEM
摘要 PURPOSE:To attain parallel operation of microprocessors at the reading of common memories by forming a common memory in each microprocessor. CONSTITUTION:The microprocessors (MPs) 1, 2 include common memories 3, 4 respectively. When the MP 1 is to execute a writing request in the common memory, information on a local bus signal line 102 is controlled by a common memory control device 20 and a waiting signal is sent to the MP 1. Then, a signal on a control signal line 110 is started to open a base gate circuit 12, a signal line 102 of the MP 1 is connected to a write-only bus signal line 105 and bus selecting circuits 10, 11 are switched to the signal line 105 to connect main storages 3, 4 to the signal line 102 of the MP 1. Then, a write command is sent to write data in all the common memories simultaneously.
申请公布号 JPS61122771(A) 申请公布日期 1986.06.10
申请号 JP19840244752 申请日期 1984.11.20
申请人 NEC CORP 发明人 NEGISHI IWAO
分类号 G06F15/16;G06F12/06;G06F15/167;G06F15/177 主分类号 G06F15/16
代理机构 代理人
主权项
地址