发明名称 MEMORY ACCESS CONTROL DEVICE
摘要 PURPOSE:To speed up processing by skipping unnecessary data in case of data reading from a memory and merging data at the transfer of data in case of writing. CONSTITUTION:A memory access control device 4 is constituted of a control circuit 10 for generating a read/write timing for memory access, a start address register means including a register 13 for specifying start address for starting data transfer to a memory device, an end address register means including a register 11 for specifying the data volume to be transferred or the end address of a memory device, and a memory address counting means including registers 15, 18, 20 to skip the memory address by a prescribed number in accordance with a previously specified indication and execute step and skip repeatedly when the memory address is skipped every memory access and the stepped number reaches a prescribed number.
申请公布号 JPS61122770(A) 申请公布日期 1986.06.10
申请号 JP19840244751 申请日期 1984.11.20
申请人 NEC CORP 发明人 MORIYAMA SHUKICHI
分类号 G06F13/28;(IPC1-7):G06F13/28 主分类号 G06F13/28
代理机构 代理人
主权项
地址