发明名称 WAVEFORM EQUALIZING CIRCUIT
摘要 PURPOSE:To obtain a reproducing system suitable for high bit density by using a delay element and an attenuator, retarding a reproduced waveform up to a position where undershoot of an isolate reproducing waveform, attenuating it to a prescribed amplitude, superimposing the result of the original isolate reproducing waveform sop as to decrease the undershoot thereby using a thin film head. CONSTITUTION:Attenuators 16, 15, 14 have attenuation factors C-1, C0, C1 respectively and delay times of delay elements 12, 13 are selected as tau-1, tau1. The isolate reproducing waveform P read by the head is inputted to an adder circuit 17 via the attenuators, and delay elements respectively. Waveforms (a), (b), (cl) inputted to input terminals A, B, C of the adder circuit 17 are shown in curves 22, 21, 20 respectively and the waveform of the output Q is shown in curve 23. Thus, the output waveform with almost no undershoot in the isolate reproducing waveform is obtained by selecting properly the delay times and attenuation factors in such a way.
申请公布号 JPS61114611(A) 申请公布日期 1986.06.02
申请号 JP19840234906 申请日期 1984.11.09
申请人 HITACHI LTD 发明人 NISHIYAMA NOBUMASA;AOI MOTOI;TAMURA TAKASHI;OUCHI YASUHIDE;SAITO MAKOTO;IKEDA MASAMITSU;OGAWA TAKUJI
分类号 G11B20/10;G11B5/09;H03H11/04;H03H15/00;H03H17/00;H03H21/00;H04B3/04 主分类号 G11B20/10
代理机构 代理人
主权项
地址
您可能感兴趣的专利