发明名称 DATA RECEIVER
摘要 PURPOSE:To attain a power saving operation by providing a control code coincident circuit including error permission so as to eliminate the need for the operation of an error correction circuit at each time after the detection of a start pattern. CONSTITUTION:A serial data is inputted to a bit synchronism circuit 11, where a synchronous clock is generated. Then the serial data is sampled by the synchronous clock and inputted to a start pattern coincidence detection section 12, where the coincidence with the start pattern is discriminated every time [1] bit of serial data is inputted. When the patter is coincident with the start pattern, the serial data uses the same synchronous clock and is inputted to a control code coincidence detection circuit 16 including an error permission circuit 17. In the circuit 16, the coincidence between the control code of [n]-bit in succession to the start pattern and the pattern allowed for error is detected. When the control 1 code is coincident with the error allowable pattern, the electric power of a serial data storage circuit 14 and an error correction circuit 15 is applied, and when they are dissident, no application state of power supply is kept.
申请公布号 JPS61103332(A) 申请公布日期 1986.05.21
申请号 JP19840226558 申请日期 1984.10.26
申请人 NEC CORP 发明人 SAITO AKIO
分类号 H04L13/18;H04L1/00;H04L13/00 主分类号 H04L13/18
代理机构 代理人
主权项
地址