摘要 |
A gate-array chip includes a plurality of basic-cell arrays arranged in parallel on a semiconductor bulk and a plurality of impurity regions formed on the semiconductor bulk and in regions between the basic-cell arrays. The impurity regions and part of the basic-cell arrays are adapted to form input/output circuits whereby the gate-array chip is divided into several chips each having a desired size and a desired number of gates. |