发明名称 Data-processing system comprising a host processor and data-driven modules.
摘要 A data processing machine for high speed processing especially of programs involving repeated executions of operational steps is disclosed, which comprises: A first memory for storing destination addresses of data; a second memory being accessed with the destination addresses output from said first memory and storing instructions therein; a third memory for receiving the data and holding it therein temporarily; a fourth memory allowing the data sent from said third memory to wait for another; an arithmetic means executing arithmetic operation in accordance with the instructions read out from said second memory; a bus for coupling said first memory, second memory, third memory, fourth memory and said arithmetic means into a ring shape; and a means for storing the destination addresses and the instruction transferred from the outside into said first and second memories, respectively. By this structure the arithmetic means and the first to fourth memories are formed in a pipe line mode, the instructions input through the interface part are stored in the second memory, and arithmetic processing for data flowing through the ringshaped bus is executed in the arithmetic means in accordance with instructions which are fetched from the second memory. The sequence of operations in the pipe line mode can be programmably controlled in accordance with the arranged instructions in the second memory.
申请公布号 EP0176712(A2) 申请公布日期 1986.04.09
申请号 EP19850110111 申请日期 1982.10.22
申请人 NEC CORPORATION 发明人 IWASHITA, MASAO C/O NEC CORPORATION;TENMA, TSUTOMU C/O NEC CORPORATION
分类号 G06F9/44;(IPC1-7):G06F9/44 主分类号 G06F9/44
代理机构 代理人
主权项
地址