发明名称
摘要 PURPOSE:To make the processing operation of a logical operation circuit rapid without resetting a detector circuit by inhibiting the detection of the state transition of the transient state at a selection time of an input selection circuit. CONSTITUTION:Generator circuit 16 which generates signals 31 to 34 to instruct the selective switching of a number of input signals 1 to 4, signal selection circuits 5 to 7 which perform the selective switching and detector circuit 22 which detects the state transition of output signals of circuits 5 to 7 are provided respectively. Further, the detection inhibit circuit which controls so that the state transition of the output signal generatd by the selection instruction switching indication signal given from circuit 5 to 7 cannot be detected by circuit 22 is provided. As the detection inhibit circuit of the logical operation circuit constituted in this manner, multivibrator 18 is provided, and pulse 19 is generated from vibrator 18 during the time required for the state transition caused by the input signal switching, thus inhibiting the detection of circuit 22. Thus, by inhibiting the detection during the transient state at a switching time, the reset of the detector circuit is not required, so that the processing operation can be rapid.
申请公布号 JPS617650(B2) 申请公布日期 1986.03.07
申请号 JP19780020460 申请日期 1978.02.23
申请人 NIPPON ELECTRIC CO 发明人 IBORI SHOICHI
分类号 G06F7/00;H03K19/20 主分类号 G06F7/00
代理机构 代理人
主权项
地址