发明名称 MONITOR METHOD OF DOUBLE SYSTEM DEVICE
摘要 PURPOSE:To detect surely a faulty processor by detecting successively the coincidence and dissidence among output data through a comparison part and switching through a control part both a selection part and a selector provided at the input stage of each processor when the dissidence is detected through said comparison part. CONSTITUTION:A comparison part CMP35 detects successively the coincidence or dissidence between output data on both processors 11N and 11E in a bit-by-bit method, for example, through a signal device 36N and 36E. In case either one or both of processors 11N and 11E have faults, the dissidence is produced between both output data. Detecting this dissidence, the part CMP35 applies a dissidence detection signal X to a control part 32. The part 32 performs switching actions of a selection part 31N and a selector 12 through control lines 33N and 34 respectively. If the expected value is coincident with the test data processed by the processor 11N, this processor can be decided as normal. While a fault of said processor is decided when no coincidence is obtained between said expected value and test data.
申请公布号 JPS60253359(A) 申请公布日期 1985.12.14
申请号 JP19840108523 申请日期 1984.05.30
申请人 FUJITSU KK 发明人 YAMAZAKI HAJIME;SHINODA RIYOUICHI;YOU KATSUHIRO;SHIMIZU KAZUO
分类号 G05B9/03;G05B23/02;H04M3/22;H04M3/24 主分类号 G05B9/03
代理机构 代理人
主权项
地址