发明名称 |
SEMICONDUCTOR MEMORY DEVICE |
摘要 |
A semiconductor memory device is provided to reduce an area of a memory cell array by arranging plate potential supply lines under a hydrogen barrier film. A plurality of memory cells are arranged in a matrix pattern on a substrate. Each of the memory cells has a capacitor. A plurality of bit lines(BL) are commonly connected to the memory cells which are arranged in the same row. A plurality of word lines(WL) and a plurality of plate lines(CP) are commonly connected to the memory cells which are arranged in the same column. A plurality of plate potential supply lines(CPS) are arranged in a column direction. An electrical unit connects electrically each of the plate potential supply lines to each of the corresponding plate lines. The plate potential supply lines are formed with a material having resistance lower than resistance of each plate line. Each of the capacitors is covered with a hydrogen barrier film(HB) at a periphery thereof. The plate potential supply lines are disposed under the hydrogen barrier film. The plate potential supply lines are electrically connected to the same plate line at positions of the same plate line within a hydrogen barrier film region on a planar view.
|
申请公布号 |
KR20070105258(A) |
申请公布日期 |
2007.10.30 |
申请号 |
KR20070039754 |
申请日期 |
2007.04.24 |
申请人 |
MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. |
发明人 |
MIKI TAKASHI;MURAKUKI YASUO |
分类号 |
H01L27/10 |
主分类号 |
H01L27/10 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|