发明名称 RETRYING SYSTEM OF DATA PROCESSOR
摘要 PURPOSE:To easily and surely perform retry controlling logic, by discriminating the possiblity of a retry from the executing content of a microinstruction when an instruction retry is not possible and making a microinstruction retry possible only in a prescribed extent. CONSTITUTION:A data processor 1 contains a control storage device 11 and processes an instruction fetched from a main storage device 2 by developing it to microinstructions. A service processor 3 has the maintaining and diagnosing functions of the processor 1, is connected with an external storage device 4, and houses a machine check processing routine. Data read out by the control storage device (CS) 11 is set in a register 12 and instructions are successively executed. When a machine check is detected during the execution of an instruction, the service processor 3 scans out contents of a check latch 14, retry controlling register (RC) 20, flag latch (FRNG) 21, etc., and successively executes check routine processes of a prescribed step. From the executed result, the possibility of an instruction retry or microinstruction retry is discriminated.
申请公布号 JPS60195640(A) 申请公布日期 1985.10.04
申请号 JP19840049007 申请日期 1984.03.16
申请人 HITACHI SEISAKUSHO KK 发明人 ISHIBASHI MUTSUYASU;FURUYA KENJI
分类号 G06F9/22;G06F11/14 主分类号 G06F9/22
代理机构 代理人
主权项
地址