发明名称 MOS-FET INTEGRATED CIRCUIT DEVICE
摘要 PURPOSE:To improve the protective capability of overvoltage by making the threshold voltage of a parasitic MOS-FET for protection lower than that of other parasitic MOS-FETs and higher than that of an input MOS-FET. CONSTITUTION:The thickness d2 of a field oxide film 7 in a region constituting a parasitic MOS-FET Q2 for protection is made thinner than that of field oxide films in other sections. Consequently, the threshold voltage of Q2 is lower than that of other parasitic MOS-FETs. However, the threshold voltage Q2 is higher than that of Q1 because the field oxide film in Q2 is far thicker than a gate oxide film. Accordingly, an MOS-FET integrated circuit device having high overvoltage protective capability is obtained by using the MOS-FET Q2 having low threshold voltage as a protective element.
申请公布号 JPS6053070(A) 申请公布日期 1985.03.26
申请号 JP19830161405 申请日期 1983.09.02
申请人 NIPPON DENKI KK 发明人 KOGA AKIHIKO
分类号 H01L27/088;H01L21/8234;H01L27/02;H01L29/78 主分类号 H01L27/088
代理机构 代理人
主权项
地址