| 摘要 |
The process for the code conversion of eight parallel bits into words with nine series bits uses among the nine-bit words on the one hand those having five "1" and four "0" and which do not have five consecutive bits and whereof none starts or finishes with four identical bits, as well as their complements to 1, and on the other words having six "1" and three "0" with a maximum of transitions, as well as their complements to 1. Two complementary digital frame synchronization words are chosen from among the nine-bit words not retained for coding and which are not found in a random series of coded words. |
