发明名称 Read only memory using series connected depletion transistors as bus lines
摘要 The memory circuit is formed by depositing spaced, parallel polysilicon strips on an insulating layer on the surface of the substrate. Spaced, parallel, elongated regions, which extend in a direction orthogonal to the strips, are formed in the substrate. Each elongated region comprises diffused segments (forming sources and drains) separated by non-diffused areas, masked by the strips, (forming channels). Spaced regions, extending parallel to the strips, are diffused to interconnect adjacent ones of the elongated regions, at intervals therealong. The strips are also subjected to the diffusion to produce conductivity appropriate for functioning as gates and gate interconnections. The elongated regions each form series connected enhancement mode devices of relatively low thresholds. Alternate elongated regions are subjected to a first implant to convert same into series connected depletion mode devices. The channels of certain of the enhancement devices, selected in accordance with the desired memory program, are subjected to a second implant to increase the threshold thereof. By applying a voltage, between the lower and higher thresholds, to a strip and creating a potential difference between adjacent alternate elongated regions, the enhancement device at the intersection of the elongated region between the adjacent alternate elongated regions and the strip is read to ascertain if same has been rendered conductive, thereby producing a memory output.
申请公布号 US4494218(A) 申请公布日期 1985.01.15
申请号 US19820383755 申请日期 1982.06.01
申请人 GENERAL INSTRUMENT CORPORATION 发明人 NAIFF, KENNETH L.
分类号 G11C17/12;H01L27/112;(IPC1-7):G11C5/02;G11C5/06;G11C17/00 主分类号 G11C17/12
代理机构 代理人
主权项
地址