| 摘要 |
PURPOSE:To attain communication between stations by allowing a synchronizing signal generator to apply a synchronizing signal and an address to a synchronizing signal transmission line in a bus transmission system having a data transmission line and a synchronizing signal transmission line. CONSTITUTION:The signal (including an address to which a clock signal is circulated) transmitted to the synchronizing signal line 2 is separated into an address (M) and a clock (CLK) at a reception circuit 21. The address data is applied to a memory 37. The memory 37 outputs G1, G2 in response to an input address. When the output G1 is logical 1, this terminal conducts transmission/reception operation, when G2=0, reception is conducted and when G2=1, transmission is conducted. A memory 44 is a transmission memory, and when the address is 111, the corresponding data is transmitted to a data transmission line 3 and when the address is 110, the data of the data transmission line 3 is fetched to a memory 53.
|
