发明名称 MIS Decoder circuit
摘要 A decoder circuit, used, for example, in a semiconductor memory device, decodes an n bit address signal and selects one of 2n output lines such as word lines or bit lines. In the decoder circuit, MIS transistors connected to decoded signal output lines are commonly used by adjacent decoded signal output lines, so that the area occupied by the decoder circuit is decreased and the degree of integration is increased.
申请公布号 US4479126(A) 申请公布日期 1984.10.23
申请号 US19820393114 申请日期 1982.06.28
申请人 FUJITSU LIMITED 发明人 HIGUCHI, MITSUO;ARAKAWA, HIDEKI
分类号 G11C11/413;G11C8/10;(IPC1-7):H03K19/09;H04Q9/00 主分类号 G11C11/413
代理机构 代理人
主权项
地址