发明名称 |
Package for enclosing semiconductor elements |
摘要 |
A package for enclosing semiconductor elements having side surfaces at which cross sections of conductive wires for receiving a voltage to effect electric plating are exposed. The side surfaces are provided with a static electricity-preventing device, such recesses formed in the side surfaces, insulating films formed on the side surfaces or removable frames positioned on the side surfaces, so that a high voltage due to static electricity from an exterior source is not applied to the conductive wires.
|
申请公布号 |
US4458291(A) |
申请公布日期 |
1984.07.03 |
申请号 |
US19820400035 |
申请日期 |
1982.07.20 |
申请人 |
FUJITSU LIMITED |
发明人 |
YANAGISAWA, MAMORU;AKASAKI, HIDEHIKO;AOKI, HIDEJI |
分类号 |
H01L23/13;H01L23/055;H01L23/12;H01L23/498;H01L23/60;(IPC1-7):H05K7/06 |
主分类号 |
H01L23/13 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|