首页
产品
黄页
商标
征信
会员服务
注册
登录
全部
|
企业名
|
法人/股东/高管
|
品牌/产品
|
地址
|
经营范围
发明名称
CORRECTION CIRCUIT FOR APPROXIMATE QUOTIENT
摘要
申请公布号
EP0063361(A3)
申请公布日期
1984.05.09
申请号
EP19820103151
申请日期
1982.04.14
申请人
HITACHI, LTD.
发明人
INAGAMI, YASUHIRO;NAGASHIMA, SHIGEO;OMODA, KOICHIRO;TORII, SHUNICHI
分类号
G06F7/483;G06F7/508;G06F7/52;G06F7/525;G06F7/527;G06F7/535;(IPC1-7):G06F7/52
主分类号
G06F7/483
代理机构
代理人
主权项
地址
您可能感兴趣的专利
SEMICONDUCTOR DEVICE INCLUDING METAL-2 DIMENSIONAL MATERIAL-SEMICONDUCTOR CONTACT
Organic Light Emitting Device
SEMICONDUCTOR DEVICE FOR OPTICAL APPLICATIONS AND METHOD OF PRODUCING SUCH A SEMICONDUCTOR DEVICE
ARRAY SUBSTRATE, METHOD FOR MANUFACTURING THE SAME, AND DISPLAY APPARATUS
DOPING METHOD AND DOPING APPARATUS OF ARRAY SUBSTRATE
FLASH MEMORY DEVICE
CONTACT STRUCTURE AND EXTENSION FORMATION FOR III-V NFET
SCALABLE VOLTAGE SOURCE
SEMICONDUCTOR PACKAGE ASSEMBLY AND METHOD FOR FORMING THE SAME
FORMING SACRIFICIAL COMPOSITE MATERIALS FOR PACKAGE-ON-PACKAGE ARCHITECTURES AND STRUCTURES FORMED THEREBY
METHOD OF FORMING ELECTROMAGNETIC INTERFERENCE SHIELDING LAYER OF BALL GRID ARRAY SEMICONDUCTOR PACKAGE AND BASE TAPE FOR THE METHOD
WIRING STRUCTURES AND SEMICONDUCTOR DEVICES
Molding Compound Structure
HIGH ASPECT RATIO INTERCONNECT FOR WAFER LEVEL PACKAGE (WLP) AND INTEGRATED CIRCUIT (IC) PACKAGE
SEMICONDUCTOR DEVICE
WAFER PROCESSING METHOD
WIRING BOARD, SEMICONDUCTOR DEVICE, AND MANUFACTURING METHODS THEREOF
METHOD FOR PATTERNING OF LAMINATED MAGNETIC LAYER
APPARATUS FOR ADVANCED PACKAGING APPLICATIONS
UNIFORM, DAMAGE FREE NITRIDE ETCH
