发明名称 DEVICE FOR PROCESSING MIMD VARIABLE WORD LENGTH
摘要 PURPOSE:To make a jump condition possible by means of hardware, by installing a circuit which discriminates the jump condition from the condition of all processors when the jump condition is zero and from the condition of the highest rank processor when the jump condition is other than zero, to each processor. CONSTITUTION:A signal transmission line US is connected to the signal transmission line DS of the adjacent higher rank unit processor and the transmission line DS is connected to the signal transmission line US of the adjacent lower rank unit processor UP. When the connection to the higher and lower rank unit processors is made in the case of a variable word length, signals NVWLF and VWLF become ''1''. When a jump instruction is given to the condition of status reference, a signal BI becomes ''1''. Each of these signals is generated as flag information at the signal generating circuit of each unit processor and given to a condition discriminating circuit. The result of the condition discriminating circuit is outputted as a condition output CC.
申请公布号 JPS5960648(A) 申请公布日期 1984.04.06
申请号 JP19820171853 申请日期 1982.09.30
申请人 TOSHIBA KK 发明人 SUZUKI KAORU;ITOU YUKINOBU
分类号 G06F9/46;G06F9/32;G06F15/16;G06F15/80;G06F15/82 主分类号 G06F9/46
代理机构 代理人
主权项
地址